Embedded System, Software Large Matrix-Matrix Multiplication on Dual-Core Cortex-A9+NEON November 24, 2016 — 15 Comments
Hardware Design, High-Level Synthesis, OpenCL Vector Addition in FPGA OpenCL: Part 1 November 23, 2016 — 0 Comments
Hardware Design, High-Level Synthesis Reducing II in HLS: Balanced-Paths November 23, 2016 — 0 Comments
Hardware Design, High-Level Synthesis, OpenCL Covariance: An OpenCL Implementation on Xilinx FPGA-Part 1 November 1, 2016 — 0 Comments
