Month: November 2016
5 Posts
Hardware Design, High-Level Synthesis, OpenCL
Vector Addition in FPGA OpenCL: Part 1
Hardware Design, High-Level Synthesis
Reducing II in HLS – Balanced if
Hardware Design, High-Level Synthesis
Increasing Speed: Splitting Pipelined Loops
Hardware Design, High-Level Synthesis, OpenCL
