Skip to content
Wed. May 25th, 2022

High-Level Synthesis & Embedded Systems

  • Home
  • About
  • Contact
Top Tags
  • High-Level Synthesis
  • FPGA
  • Edge Computing
  • Online Courses on HLS
  • Vitis platform
  • Zynq
  • Alveo

Latest Post

High-Level Synthesis for FPGA: Online Courses Generating Waveform in HLS Block Level Interface Synthesis in HLS: ap_ctrl_hs Mandelbrot Set in HLS Hardware Synchronisation in HLS
Uncategorized

High-Level Synthesis for FPGA: Online Courses

Mar 6, 2022 Mohammad

High-Level Synthesis for FPGA, Part 1-Combinational Circuits https://youtu.be/bgrUwNmuFq0 High-Level Synthesis for FPGA, Part 1-Combinational Circuits Special Offer: Link Daily Price:…

High-Level Synthesis

Generating Waveform in HLS

Dec 14, 2021 Mohammad

Generating digital waveform is one of the several basic tasks in the digital design area. Here I am going to…

High-Level Synthesis

Block Level Interface Synthesis in HLS: ap_ctrl_hs

Nov 29, 2021 Mohammad

How can we control the execution of a hardware module generated by HLS flow? This post explains how to read…

High-Level Synthesis

Mandelbrot Set in HLS

Nov 28, 2021 Mohammad

The Mandelbrot set is a group of complex numbers c for which the sequence number generated by the quadratic recurrence…

High-Level Synthesis

Hardware Synchronisation in HLS

Nov 22, 2021 Mohammad

Communication between two hardware modules is one of the main tasks in digital system design. When two tasks exchange signals…

High-Level Synthesis

DDR Memory Transactions in High-Level Synthesis

Oct 25, 2021 Mohammad

Communicating with DDR memories in FPGA can be a performance bottleneck for FPGA accelerators. Using a proper data transaction protocol…

High-Level Synthesis

Map Pattern in High-Level Synthesis

Oct 23, 2021 Mohammad

Data parallelism is mostly one of the first parallel execution patterns implemented in hardware and processor-based systems. In the simple…

High-Level Synthesis

Control Dependency in High-Level Synthesis

Oct 22, 2021 Mohammad

Dependency, concurrency and parallelism are three main concepts in high-level synthesis code development. A proper understanding of these concepts can…

High-Level Synthesis

Regular and Irregular Applications in HLS

Oct 21, 2021 Mohammad

HLS tools are able to parallelise regular tasks on FPGAs efficiently. However, some applications show a dynamic behaviour such that…

Embedded System High-Level Synthesis

Make Your Design in Vitis a Winner

Oct 19, 2021 Mohammad

The final project in my online course has recently won the September Project Hero prize in the Big Xcellent Adventure…

Posts navigation

1 2 … 8
Subscribe to Blog via Email

Enter your email address to subscribe to this blog and receive notifications of new posts by email.

Online Course

Function Acceleration on FPGA with Vitis-Part 1: Fundamental

Exceptional Offer: Link

Online Course

High-Level Synthesis for FPGA, Part 1-Combinational Circuits

Exceptional Offer: Link

Online Course

High-Level Synthesis for FPGA, Part 2 – Sequential Circuits

Exceptional Offer: Link

You missed

Uncategorized

High-Level Synthesis for FPGA: Online Courses

Mar 6, 2022 Mohammad
High-Level Synthesis

Generating Waveform in HLS

Dec 14, 2021 Mohammad
High-Level Synthesis

Block Level Interface Synthesis in HLS: ap_ctrl_hs

Nov 29, 2021 Mohammad
High-Level Synthesis

Mandelbrot Set in HLS

Nov 28, 2021 Mohammad

High-Level Synthesis & Embedded Systems

Theme: Newsup by Themeansar.

  • Home
  • Cart
  • Checkout
  • Dynamic Energy Management in Zynq SoC
  • How to create Ultra96v2 Linux-based Platform in Xilinx Vitis 2019.2
  • My account
  • Shop
  • About
  • Contact

High-Level Synthesis Online Courses (Special Offer)

Apply
X
 

Loading Comments...